This paper summarizes our work on experimental characterization and analysis of reduced-voltage operation in modern DRAM chips, which was published in SIGMETRICS 2017 [29] , and examines the work's signi cance and future potential. This work is motivated to reduce the energy consumption of DRAM, which is a critical concern in modern computing systems. Improvements in manufacturing process technology have allowed DRAM vendors to lower the DRAM supply voltage conservatively, which reduces some of the DRAM energy consumption. We would like to reduce the DRAM supply voltage more aggressively, to further reduce energy. Aggressive supply voltage reduction requires a thorough understanding of the e ect voltage scaling has on DRAM access latency and DRAM reliability.
This paper summarizes our work on experimental characterization and analysis of reduced-voltage operation in modern DRAM chips, which was published in SIGMETRICS 2017 [29] , and examines the work's signi cance and future potential. This work is motivated to reduce the energy consumption of DRAM, which is a critical concern in modern computing systems. Improvements in manufacturing process technology have allowed DRAM vendors to lower the DRAM supply voltage conservatively, which reduces some of the DRAM energy consumption. We would like to reduce the DRAM supply voltage more aggressively, to further reduce energy. Aggressive supply voltage reduction requires a thorough understanding of the e ect voltage scaling has on DRAM access latency and DRAM reliability.
We take a comprehensive approach to understanding and exploiting the latency and reliability characteristics of modern DRAM when the supply voltage is lowered below the nominal voltage level speci ed by DRAM standards. Using an open-source FPGA-based testing platform based on SoftMC [54] , we perform an experimental study of 124 real DDR3L (lowvoltage) DRAM chips manufactured recently by three major DRAM vendors. We nd that reducing the supply voltage below a certain point introduces bit errors in the data, and we comprehensively characterize the behavior of these errors. We discover that these errors can be avoided by increasing the latency of three major DRAM operations (activation, restoration, and precharge). We perform detailed DRAM circuit simulations to validate and explain our experimental ndings. We also characterize the various relationships between reduced supply voltage and error locations, stored data patterns, DRAM temperature, and data retention.
Based on our observations, we propose a new DRAM energy reduction mechanism, called Voltron. The key idea of Voltron is to use a performance model to determine by how much we can reduce the supply voltage without introducing errors and without exceeding a user-speci ed threshold for performance loss. Our evaluations show that Voltron reduces the average DRAM and system energy consumption by 10.5% and 7.3%, respectively, while limiting the average system performance loss to only 1.8%, for a variety of memory-intensive quad-core workloads. We also show that Voltron signi cantly outperforms prior dynamic voltage and frequency scaling mechanisms for DRAM. We believe our experimental characterization and ndings can pave the way for new mechanisms that exploit DRAM voltage to improve power, performance, energy, and reliability.
Motivation
In a wide range of modern computing systems, spanning from warehouse-scale data centers to mobile platforms, energy consumption is a rst-order concern [39, 56, 65, 105, 107] . In these systems, the energy consumed by the DRAM-based main memory system constitutes a signi cant fraction of the total energy. For example, experimental studies of production systems have shown that DRAM consumes 40% of the total energy in servers [56, 140] and 40% of the total power in graphics cards [115] .
Improvements in manufacturing process technology have allowed DRAM vendors to lower the DRAM supply voltage conservatively, which reduces some of the DRAM energy consumption [59, 60, 61] . In this work, we would like to reduce DRAM energy by further reducing DRAM supply voltage. Vendors choose a conservatively high supply voltage, to provide a guardband that allows DRAM chips with worst-case process variation to operate without errors under the worstcase operating conditions [36] . The exact amount of supply voltage guardband varies across chips, and lowering the voltage below the guardband can result in erroneous or even unde ned behavior [29] . Therefore, we need to understand how DRAM chips behave during reduced-voltage operation. To our knowledge, no previously published work examines the e ect of using a wide range of di erent supply voltage values on the reliability, latency, and retention characteristics of DRAM chips.
Our goal in our SIGMETRICS 2017 paper [29] is to (i) characterize and understand the relationship between supply voltage reduction and various characteristics of DRAM, including DRAM reliability, latency, and data retention; and (ii) use the insights derived from this characterization and understanding to design a new mechanism that can aggressively lower the supply voltage to reduce DRAM energy consumption while keeping performance loss under a bound.
To this end, we build an FPGA-based testing platform based on SoftMC [54] that allows us to tune the DRAM supply voltage and change DRAM timing parameters (i.e., the amount of time the memory controller waits for a DRAM operation to complete). We perform an experimental study on 124 real 4Gb DDR3L (low-voltage) DRAM chips manufactured recently (between 2014 and 2016) by three major DRAM vendors. Our extensive experimental characterization yields four major observations on how DRAM latency, reliability, and data retention are a ected by reduced voltage.
Based on our experimental observations, we propose a new low-cost DRAM energy reduction mechanism called Voltron. The key idea of Voltron is to use a performance model to determine by how much we can reduce the DRAM array voltage at runtime without introducing errors and without exceeding a user-speci ed threshold for acceptable performance loss.
Characterization of DRAM Under
Reduced Supply Voltage
In this section, we brie y summarize our four major observations from our detailed experimental characterization of 31 commodity DRAM modules, also called DIMMs, from three vendors, when the DIMMs operate under reduced supply voltage (i.e., below the nominal voltage level of 1.35V). Each DIMM comprises 4 DDR3L DRAM chips, totaling to 124 chips for 31 DIMMs. Each chip has a 4Gb density. Thus, each of our DIMMs has a 2GB capacity. Table 1 describes the relevant information about the tested DIMMs. For a complete discussion on all of our observations and experimental methodology, we refer the reader to our SIGMETRICS 2017 paper [29] . 
DRAM Reliability as Voltage Decreases
We rst study the reliability of DRAM chips under low voltage, which was not studied by prior works on DRAM voltage scaling (e.g., [36] ; see Section 4 for a detailed discussion of these works). Figure 1 shows the fraction of cache lines that experience at least 1 bit of error (i.e., 1 bit ip) in each DIMM (represented by each curve), categorized based on vendor.
We observe that we can reliably access data when DRAM supply voltage is lowered below the nominal voltage level, until a certain voltage value, V min , which is the minimum voltage level at which no bit errors occur. Furthermore, we nd that we can reduce the voltage below V min to attain further energy savings, but that errors start occurring in some of the data read from memory. However, not all cache lines exhibit errors for all supply voltage values below V min . Instead, the number of erroneous cache lines for each DIMM increases as we reduce the voltage further below V min . Speci cally, Vendor A's DIMMs experience a near-exponential increase in errors as the supply voltage reduces below V min . This is mainly due to the manufacturing process [90] and architectural variation [87] , which introduces strength and size variation across the di erent DRAM cells within a chip. We make two major conclusions: (i) the variation of errors due to reduced-voltage operation across vendors is very signi cant; and (ii) in most cases, there is a signi cant margin in the voltage speci cation, i.e., V min for each chip is signicantly lower than the manufacturer-speci ed supply voltage value.
Longer Access Latency Mitigates Voltage-Induced Errors
We observe that while reducing the voltage below V min introduces bit errors in the data, we can prevent these errors if we increase the timing parameters of three major DRAM operations, i.e., activation, restoration, and precharge [27, 29, 55, 87, 90] . 1 When the supply voltage is reduced, the DRAM cell capacitor charge takes a longer time to change, thereby causing these DRAM operations to become slower to complete. Errors are introduced into the data when the memory controller does not account for this slowdown in the DRAM operations. We nd that if the memory controller allocates extra time for these operations to nish when the supply voltage is below V min , errors no longer occur. We validate, analyze, and explain this behavior using SPICE simulation of a detailed circuit-level model, which we have openly released online [124] . Sections 4.1 and 4.2 of our SIGMETRICS 2017 paper [29] provide our extensive circuit-level analyses, validated using data from real DRAM chips.
Spatial Locality of Errors
While reducing the supply voltage induces errors when the DRAM latency is not long enough, we also show that not all DRAM locations experience errors at all supply voltage levels. To understand the locality of the errors induced by a low supply voltage, we show the probability of each DRAM row in a DIMM experiencing at least one bit of error across all experiments. Figure 2 shows the probability of each row experiencing at least a one-bit error due to reduced voltage in the two representative DIMMs. For each DIMM, we choose the supply voltage at which errors start appearing (i.e., the voltage level one step below V min ), and we do not increase the DRAM access latency (i.e., keep it at 10ns for both tRCD and tRP, which are the activation and precharge timing parameters, respectively). The x-axis and y-axis indicate the bank number and row number (in thousands), respectively. Our tested DIMMs are divided into eight banks, and each bank consists of 32K rows of cells. Additional results showing the error locations at di erent voltage levels are in our SIGMETRICS 2017 paper [29] . The major observation is that when only a small number of errors occur due to reduced supply voltage, these errors tend to cluster physically in certain regions of a DRAM chip, as opposed to being randomly distributed throughout the chip. 2 This observation implies that when we reduce the supply voltage to the DRAM array, we need to increase the fundamental operation latencies for only the regions where errors can occur. 2 We believe this observation is due to both process and architectural variation across di erent regions in the DRAM chip.
Impact on Refresh Rate
Commodity DRAM chips guarantee that all cells can safely retain data for 64ms, after which the cells are refreshed to replenish charge that leaks out of the capacitors [26, 96, 97] . We observe that the e ect of the supply voltage on retention times is not statistically signi cant. Even when we reduce the supply voltage from 1.35V to 1.15V (i.e., a 15% reduction), the rate at which charge leaks from the capacitors is so slow that no data is lost during the 64ms refresh interval at both 20℃ and 70℃. Therefore, we conclude that using a reduced supply voltage does not require any changes to the standard refresh interval at 20℃ and 70℃. Detailed results are in Section 4.6 of our SIGMETRICS 2017 paper [29] .
Other Experimental Observations
We refer the reader to our SIGMETRICS 2017 paper [29] for more details on the other two key observations. First, we nd that the most commonly-used ECC scheme, SECDED [66, 99, 132] , is unlikely to alleviate errors induced by a low supply voltage. This is because lowering voltage increases the fraction of data that contains more than two bits of errors, exceeding the one-bit correction capability of SECDED (see Section 4.4 of our SIGMETRICS 2017 paper [29] ). Second, temperature a ects the reliable access latency at low supply voltage levels and the e ect is very vendor-dependent (see Section 4.5 of our SIGMETRICS 2017 paper [29] ). Out of the three major vendors whose DIMMs we evaluate, DIMMs from two vendors require longer activation and precharge latencies to operate reliably at high temperature under low supply voltage. The main reason is that DRAM chips become slower at higher temperature [24, 87, 90] .
Exploiting Reduced-Voltage Behavior
Based on the extensive understanding we have developed on reduced-voltage operation of real DRAM chips, we propose a new mechanism called Voltron, which reduces DRAM energy without sacri cing memory throughput. Voltron exploits the fundamental observation that reducing the supply voltage to DRAM requires increasing the latency of the three DRAM operations in order to prevent errors. Using this observation, the key idea of Voltron is to use a performance model to determine by how much to reduce the DRAM supply voltage, without introducing errors and without exceeding a user-speci ed threshold for performance loss. Voltron consists of two main components: (i) array voltage scaling and (ii) performance-aware voltage control.
Components of Voltron
Array Voltage Scaling. Unlike prior works, Voltron does not reduce the voltage of the peripheral circuitry, which is responsible for transferring commands and data between the memory controller and the DRAM chip. If Voltron were to reduce the voltage of the peripheral circuitry, we would have to also reduce the operating frequency of DRAM. A reduction in the operating frequency reduces the memory data throughput, which can signi cantly degrade the performance of applications that require high memory bandwidth. Instead, Voltron reduces the voltage supplied to only the DRAM array without changing the voltage supplied to the peripheral circuitry, thereby allowing the DRAM channel to maintain a high frequency while reducing the power consumption of the DRAM array. To prevent errors from occurring during reduced-voltage operation, Voltron increases the latency of the three DRAM operations (activation, restoration, and precharge) based our observation in Section 2.2. Performance-Aware Voltage Control. Array voltage scaling provides system users with the ability to decrease DRAM array voltage (V array ) to reduce DRAM power. Employing a lower V array provides greater power savings, but at the cost of longer DRAM access latency, which leads to larger performance degradation. This trade-o varies widely across di erent applications, as each application has a di erent tolerance to the increased memory latency. This raises the question of how to pick a "suitable" array voltage level for di erent applications as a system user or designer. For our evaluations, we say that an array voltage level is suitable if it does not degrade system performance by more than a user-speci ed threshold. Our goal is to provide a simple technique that can automatically select a suitable V array value for di erent applications. To this end, we propose performance-aware voltage control, a power-performance management policy that selects a minimum V array which satis es a desired performance constraint. The key observation is that an application's performance loss (due to increased memory latency) scales linearly with the application's memory demand (e.g., memory intensity). Based on this empirical observation we make, we build a performance loss predictor that leverages a linear model to predict an application's performance loss based on its characteristics and the e ect of di erent voltage level choices at runtime. Using the performance loss predictor, Voltron nds a value of V array that can keep the predicted performance within the user-speci ed target at runtime. We refer the reader to Section 5.2 of our SIGMETRICS 2017 paper [29] for more detail and for an evaluation of the performance model alone.
Evaluation
We evaluate the system-level energy and performance impact of Voltron using Ramulator [75, 124] , integrated with McPAT [93] and DRAMPower [25] for modeling the energy consumption of both the processor and DRAM. Our workloads consist of 27 benchmarks from SPEC CPU2006 [134] and YCSB [34] . We evaluate Voltron with a target performance loss of 5%. Voltron executes the performance-aware voltage control mechanism once every four million cycles. We refer the reader to Section 6.1 of our SIGMETRICS 2017 paper [29] for more detail on the system con guration and workloads. We qualitatively and quantitatively compare Voltron to MemDVFS, a dynamic DRAM frequency and voltage scaling mechanism proposed by prior work [36] . Figure 3 shows the system energy savings and the system performance (i.e., weighted speedup [43, 131] ) loss due to MemDVFS and Voltron, compared to a baseline DRAM with a supply voltage of 1.35V. The graph uses box plots to show the distribution among all workloads that are categorized as either non-memory-intensive or memory-intensive. The memory intensity is determined based on the commonly-used metric MPKI (last-level cache misses per kilo-instruction). We categorize an application as memory intensive when its MPKI is greater than or equal to 15. We make two observations. First, Voltron is e ective and saves more energy than MemDVFS. MemDVFS has almost zero e ect on memoryintensive workloads. This is because MemDVFS avoids scaling DRAM frequency (and hence voltage) when an application's memory bandwidth utilization is above a xed threshold. Reducing the frequency can result in a large performance loss since the memory-intensive workloads require high memory throughput. As memory-intensive applications have high memory bandwidth consumption that easily exceeds the xed threshold used by MemDVFS, MemDVFS cannot perform frequency and voltage scaling during most of the execution time. In contrast, Voltron reduces system energy by 7.0% on average for memory-intensive workloads. Thus, we demonstrate that Voltron is an e ective mechanism that improves system energy e ciency not only on non-memory-intensive applications, but also (especially) on memory-intensive workloads where prior work was unable to do so.
Second, as shown in Figure 3 (right), Voltron consistently selects a V array value that satis es the performance loss bound of 5% across all workloads. Voltron incurs an average (maximum) performance loss of 2.5% (4.4%) and 2.9% (4.1%) for non-memory-intensive and memory-intensive workloads, respectively. This demonstrates that our performance model enables Voltron to select a low voltage value that saves energy while bounding performance loss based on the user's requirement.
Our SIGMETRICS 2017 paper contains extensive performance and energy analysis of the Voltron mechanism in Sections 6.2 to 6.8 [29] . In particular, we show that if we exploit spatial locality of errors (Section 2.3), we can improve the performance bene ts of Voltron, reducing the average per-formance loss for memory-intensive workloads to 1.8% (see Section 6.5 of our SIGMETRICS 2017 paper [29] ). We refer the reader to these sections for a detailed evaluation of Voltron.
Related Work
To our knowledge, this is the rst work to (i) experimentally characterize the reliability and performance of modern low-power DRAM chips under di erent supply voltages, and (ii) introduce a new mechanism that reduces DRAM energy while retaining high memory data throughput by adjusting the DRAM array voltage. We brie y discuss other prior work in DRAM energy reduction.
DRAM Frequency and Voltage Scaling. Many prior works propose to reduce DRAM energy by adjusting the memory channel frequency and/or the DRAM supply voltage dynamically. Deng et al. [39] propose MemScale, which scales the frequency of DRAM at runtime based on a performance predictor of an in-order processor. Other work focuses on developing management policies to improve system energy e ciency by coordinating DRAM DFS with DVFS on the CPU [12, 37, 38] or GPU [115] . In addition to frequency scaling, David et al. [36] propose to scale the DRAM supply voltage along with the memory channel frequency, based on the memory bandwidth utilization of applications.
In contrast to all these works, our work focuses on a detailed experimental characterization of real DRAM chips as the supply voltage varies. Our study provides fundamental observations for potential mechanisms that can mitigate DRAM and system energy consumption. Furthermore, frequency scaling hurts memory throughput, and thus signi cantly degrades the system performance of especially memoryintensive workloads (see Section 2.4 in our SIGMETRICS 2017 paper [29] for our quantitative analysis). We demonstrate the importance and bene ts of exploiting our experimental observations by proposing Voltron, one new example mechanism that uses our observations to reduce DRAM and system energy without sacri cing memory throughput.
Low-Power Modes for DRAM. Modern DRAM chips support various low-power standby modes. Entering and exiting these modes incurs some amount of latency, which delays memory requests that must be serviced. To increase the opportunities to exploit these low-power modes, several prior works propose mechanisms that increase periods of memory idleness through data placement (e.g., [44, 83] ) and memory tra c reshaping (e.g., [2, 9, 14, 40, 100] ). Exploiting low-power modes is orthogonal to our work on studying the impact of reduced-voltage operation in DRAM. Furthermore, low-power modes have a smaller e ect on memory-intensive workloads, which exhibit little idleness in memory accesses, whereas, as we show in Section 3.2, our mechanism is especially e ective on memory-intensive workloads.
Low-Power DDR DRAM Chips. Low-power DDR (LPDDR) [59, 61, 112] is a speci c type of DRAM that is optimized for low-power systems like mobile devices. To reduce power consumption, LPDDRx (currently in its 4th generation) employs a few major design changes that di er from conventional DDRx chips. First, LPDDRx uses a low-voltage swing I/O interface that consumes 40% less I/O power than DDR4 DRAM [33] . Second, it supports additional low-power modes with a lower supply voltage. Since the LPDDRx array design remains the same as DDRx, our observations on the correlation between access latency and array voltage are applicable to LPDDRx DRAM as well. Voltron, our proposal, can provide signi cant bene ts in LPDDRx, since array energy consumption is signi cantly higher than the energy consumption of peripheral circuitry in LPDDRx chips [33] . We leave the detailed evaluation of LPDDRx chips for future work since our current experimental platform is not capable of evaluating them. Two recent experimental works [72, 112] examine the retention time behavior of LPDDRx chips and nd it to be similar to DDRx chips.
Low-Power DRAM Architectures. Prior works (e.g., [31, 35, 137, 150] ) propose to modify the DRAM chip architecture to reduce the ACTIVATE power by activating only a fraction of a row instead of the entire row. Another common technique, called sub-ranking or mini-ranks, reduces dynamic DRAM power by accessing data from a subset of chips from a DRAM module [139, 145, 152] . A couple of prior works [102, 144] propose DRAM module architectures that integrate many low-frequency LPDDR chips to enable DRAM power reduction. These proposed changes to DRAM chips or DIMMs are orthogonal to our work.
Reducing Refresh Power. In modern DRAM chips, although di erent DRAM cells have widely di erent retention times [74, 96, 112] , memory controllers conservatively refresh all of the cells based on the retention time of a small fraction of weak cells, which have the longest retention time out of all of the cells. To reduce DRAM refresh power, many prior works (e.g., [3, 11, 13, 68, 69, 70, 71, 95, 96, 97, 106, 108, 110, 112, 119, 138] ) propose mechanisms to reduce unnecessary refresh operations, and, thus, refresh power, by characterizing the retention time pro le (i.e., the data retention behavior of each cell) within the DRAM chips. However, these techniques do not reduce the power of other DRAM operations, and these prior works do not provide an experimental characterization of the e ect of reduced voltage levels on data retention time.
Improving DRAM Energy E ciency by Reducing Latency or Improving Parallelism. Various prior works (e.g., [26, 28, 54, 55, 80, 87, 88, 89, 90, 91, 92, 107, 128, 129, 130] ) improve DRAM energy e ciency by reducing the execution time through techniques that reduce the DRAM access latency or improve parallelism between memory requests. These mechanisms are orthogonal to ours, because they do not reduce the voltage level of DRAM.
Improving Energy E ciency by Processing in Memory. Various prior works [4, 5, 6, 10, 16, 17, 28, 41, 45, 46, 48, 49, 50, 51, 53, 57, 58, 67, 73, 81, 101, 111, 113, 114, 118, 126, 127, 129, 130, 135, 136, 149] examine processing in memory to improve energy e ciency. Our analyses and techniques can be combined with these works to enable low-voltage operation in processing-in-memory engines.
Experimental Studies of DRAM Chips. Recent works experimentally investigate various reliability, data retention, and latency characteristics of modern DRAM chips [24, 27, 54, 63, 64, 70, 71, 76, 77, 87, 89, 90, 96, 97, 104, 112, 125, 132, 133] usually using FPGA-based DRAM testing infrastructures, like SoftMC [54] , or using large-scale data from the eld. None of these works study these characteristics under reducedvoltage operation, which we do in this paper.
Reduced-Voltage Operation in SRAM Caches. Prior works propose di erent techniques to enable SRAM caches to operate under reduced voltage levels (e.g., [7, 8, 32, 123, 141, 142] ). These works are orthogonal to our experimental study because we focus on understanding and enabling reducedvoltage operation in DRAM, which is a signi cantly di erent memory technology than SRAM.
Signi cance
Our SIGMETRICS 2017 paper [29] presents a new set of detailed experimental characterization and analyses on the voltage-latency-reliability trade-o s in modern DRAM chips. In this section, we describe the potential impact that our study can bring to the research community and industry.
Potential Industry Impact
We believe our experimental characterization results and proposed mechanism can have signi cant impact in fastgrowing data centers as well as mobile systems, where DRAM power consumption is growing due to higher demand for memory capacity for certain types of service (e.g., memcached). To reduce the energy and power consumed by DRAM, DRAM manufacturers have been decreasing the supply voltage of DRAM chips with newer DRAM standards (e.g., DDR4) or low-voltage variants of DDR, such as LPDDR4 (Low-Power DDR4) and DDR3L (DDR3 Low-voltage). However, the supply voltage reduction has been conservative with each new DDR standard, which takes years to be adopted by the vendors and the market. For example, since the release of DDR3L (1.35V) in 2010, the supply voltage has reduced by only 11% with the latest DDR4 standard (1.2V) released in 2014. Furthermore, since the release of DDR4 in 2014, the supply voltage for most commodity DDR4 chips has remained at 1.2V. As a result, further reducing DRAM supply voltage below the standard voltage, as we do in our SIGMETRICS 2017 paper [29] , can be a very e ective way of reducing DRAM power consumption. However, to do so, we need to carefully and rigorously understand how DRAM chips behave under reduced-voltage operation.
To enable the development of new mechanisms that leverage reduce-voltage operation in DRAM, we provide the rst set of comprehensive experimental results on the e ect of using a wide range of di erent supply voltage values on the reliability, latency, and retention characteristics of DRAM chips. In this work, we demonstrate how we can use our experimental data to design a new mechanism, Voltron (Section 3), which reduces DRAM energy consumption through voltage reduction. Therefore, we believe that understanding and leveraging reduced-voltage operation will help industry improve the energy e ciency of memory subsystems.
Potential Research Impact
Our paper sheds new light on the feasibility of enabling reduced-voltage operation in manufactured DRAM chips. One important research question that our work raises is how do modern DRAM chips behave under a wide range of supply voltage levels? Existing systems are limited to a few DRAM power states, which prevent DRAM from serving memory accesses when it enters a low-power state. However, in our work, we show that it is possible to operate commodity DRAM chips under a wide range of supply voltage levels while still being able to serve memory accesses under a di erent set of trade-o s. To facilitate further research initiative to exploit reduced-voltage operation in DRAM chips, we have opensourced our characterization results, FPGA-based testing platform [54] , and DRAM SPICE circuit model (for validation) in our GitHub repository [124] . We believe that these tools can be extended for other research objectives besides studying voltage reduction in DRAM. One potential direction is to leverage our results to design mechanisms that reduce DRAM latency by operating DRAM at a higher supply voltage.
Applicability to Other Memory Technologies
We believe the high-level ideas of our work can be leveraged in the context of other memory technologies, such as NAND ash memory [19, 20, 21] , PCM [84, 85, 86, 103, 120, 121, 146, 147] , STT-MRAM [30, 52, 82, 103, 109] , RRAM [143] , or hybrid memory systems [1, 15, 42, 47, 62, 94, 98, 103, 116, 117, 121, 122, 146, 148, 151] . A recent work on NAND ash memory, for example, proposes reducing the pass-through voltage [18, 19, 20, 21] to reduce read disturb errors, which in turn saves energy. We refer the reader to past works on NAND ash memory for a more detailed analysis of reliabilityvoltage trade-o s [18, 19, 20, 21, 22, 23] . We hope our work inspires characterization and understanding of reduced-voltage operation in other memory technologies, with the goal of enabling a more energy-e cient system design.
Conclusion
Our SIGMETRICS 2017 paper [29] provides the rst experimental study that comprehensively characterizes and analyzes the behavior of DRAM chips when the supply voltage is reduced below its nominal value. We demonstrate, using 124 DDR3L DRAM chips, that the DRAM supply voltage can be reliably reduced to a certain level, beyond which errors arise within the data. We then experimentally demonstrate the relationship between the supply voltage and the latency of the fundamental DRAM operations (activation, restoration, and precharge). We show that bit errors caused by reduced-voltage operation can be eliminated by increasing the latency of the three fundamental DRAM operations. By changing the memory controller con guration to allow for the longer latency of these operations, we can thus further lower the supply voltage without inducing errors in the data. We also experimentally characterize the relationship between reduced supply voltage and error locations, stored data patterns, temperature, and data retention.
Based on these observations, we propose and evaluate Voltron, a low-cost energy reduction mechanism that reduces DRAM energy without a ecting memory data throughput. Voltron reduces the supply voltage for only the DRAM array, while maintaining the nominal voltage for the peripheral circuitry to continue operating the memory channel at a high frequency. Voltron uses a new piecewise linear performance model to nd the array supply voltage that maximizes the system energy reduction within a given performance loss target. Our experimental evaluations across a wide variety of workloads demonstrate that Voltron signi cantly reduces system energy consumption with only very modest performance loss.
We conclude that it is very promising to understand and exploit reduced-voltage operation in modern DRAM chips. We hope that the experimental characterization, analysis, and optimization techniques presented in our SIGMETRICS 2017 paper will enable the development of other new mechanisms that can e ectively exploit the trade-o s between voltage, reliability, and latency in DRAM to improve system performance, e ciency, and/or reliability. We also hope that our paper's studies inspire new experimental studies to understand reduced-voltage operation in other memory technologies, such as NAND ash memory, PCM, and STT-MRAM.
